Efficient architecture and hardware implementation of coherent integration processor for digital video broadcast-based passive bistatic radar
科研成果: 期刊稿件 › 文章 › 同行评审
56
引用
(Scopus)