Design and Optimization of High Speed PLL Based on 90 nm CMOS Process

Zheng Chen Wang, Xing Hua Wang*, Shun An Zhong

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Fingerprint

Dive into the research topics of 'Design and Optimization of High Speed PLL Based on 90 nm CMOS Process'. Together they form a unique fingerprint.

Engineering