@inbook{8c241add70cd40ad860e29c416ed024e,
title = "An FPGA Implementation of Rapid Switch Module for EtherCAT Slave Controller",
abstract = "In this paper. We use FPGA to achieve high-performance cycle times for EtherCAT Slave Controller (ESC) internal data switch between ports. Commonly, ESC is implemented by a dedicated chip. Using FPGA to implement ESC can improve its scalability as much as possible while ensuring the basic functions of ESC. For the FPGA, XILINX ZYNQ was selected to take full advantage of the heterogeneous characteristics of its processor. The mature IP was used to implement the MAC and switching logic on the programmable logic (PL) side, while the EtherCAT software protocol stack and driver can be implemented on the programming system (PS) side. Our first objective is to introduce the implementation of the EtherCAT slave controller{\textquoteright}s rapid switch module. The switch logic is created as IP core, and can be easily ported on any of the FPGA devices. The second objective is to provide the FPGA developers with some useful guidelines during the EtherCAT slave design. Furthermore, it measure the proposed FPGA based ESC switch module performance in the lab.",
keywords = "EtherCAT, FPGA, Slave controller, Switch",
author = "Jun Gong and Yong Zhou and Senlin Luo",
note = "Publisher Copyright: {\textcopyright} 2021, The Author(s), under exclusive license to Springer Nature Switzerland AG.",
year = "2021",
doi = "10.1007/978-3-030-70665-4_60",
language = "English",
series = "Lecture Notes on Data Engineering and Communications Technologies",
publisher = "Springer Science and Business Media Deutschland GmbH",
pages = "543--552",
booktitle = "Lecture Notes on Data Engineering and Communications Technologies",
address = "Germany",
}