@inproceedings{d92b33555eca4ab8a550d644f7013daa,
title = "A light-weighted viterbi decoder implemented by FPGA",
abstract = "In this paper, a light-weighted pipelined serial Viterbi Decoder is implemented for resource saving purpose. The trace back module of the decoder consumes fewer logical resources by employing a RAM-based Register Exchange architecture. All the metric and trace back bits are stored in the RAM to save logical resources. Synthesis results show that, the proposed architecture can save more than half of resource utilization than fabric IP core and has the minimum logic consumption than almost other schemes we can find with nearly no performance loss.",
keywords = "Register Exchange, Resource efficient, Viterbi Decoder",
author = "Zhenzhi Wu and Shujuan Hou and Hai Li",
year = "2011",
doi = "10.1109/IMCCC.2011.155",
language = "English",
isbn = "9780769545196",
series = "Proceedings - 2011 International Conference on Instrumentation, Measurement, Computer, Communication and Control, IMCCC 2011",
pages = "601--604",
booktitle = "Proceedings - 2011 International Conference on Instrumentation, Measurement, Computer, Communication and Control, IMCCC 2011",
note = "1st International Conference on Instrumentation and Measurement, Computer, Communication and Control, IMCCC2011 ; Conference date: 21-10-2011 Through 23-10-2011",
}