A High-Efficiency Push-Pull Parallel-Circuit Class-E/F3 Power Amplifier for Harmonic Suppression

Heng Lu, Jianliang Jiang*, Hengli Zhang

*此作品的通讯作者

科研成果: 期刊稿件文章同行评审

摘要

In this article, a high-efficiency push-pull parallel-circuit (PC) Class-E/F3 power amplifier (PA) with a harmonic suppression network for radio frequency identification (RFID) applications is presented. With the double reactance compensation technique (D-RCT), the PA's design of broadband performance is achieved. In addition, a low-pass (LP) Chebyshev technique is introduced to provide a simple fundamental matching network (MN). Finally, a high-efficiency push-pull PC Class-E/F3 PA is fabricated and measured. The experimental results illustrate that an output power (Pout) is from 36.83 to 41.84 dBm and 82.35%-91.32% drain efficiency (DE) operating from 5 to 10.5 MHz frequency range, which agrees well with the simulation results.

源语言英语
页(从-至)1170-1173
页数4
期刊IEEE Microwave and Wireless Technology Letters
34
10
DOI
出版状态已出版 - 2024

指纹

探究 'A High-Efficiency Push-Pull Parallel-Circuit Class-E/F3 Power Amplifier for Harmonic Suppression' 的科研主题。它们共同构成独一无二的指纹。

引用此