A CMOS Receiver Front-End for K-Band Low-Noise System-on-Chip

Xiao Ran Li, Shun An Zhong

科研成果: 期刊稿件文章同行评审

1 引用 (Scopus)

摘要

The Si-base technology can help SOC (system-on-chip) to achieve smaller size, lower cost and low power consumption. In this paper, a fully integrated K-band CMOS receiver front-end was designed based on TSMC 90 nm CMOS technology. The receiver front-end consisted of a 2-stage differential cascode low noise amplifier (LNA) and a double balanced Gilbert cell down-conversion mixer. The RF input, LO input and between the LNA and mixer were matched with on-chip transformer Balun. Measurement results show that, when RF is at 23.2 GHz, the conversion gain can reach 27.6 dB, the noise figure just is 3.8 dB, and a high isolation can be got. The receiver chip consumes 35 mW with a 1.2 V power supply, and only occupies a chip area of 1.45×0.60 mm2.

源语言英语
页(从-至)287-291
页数5
期刊Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology
37
3
DOI
出版状态已出版 - 1 3月 2017

指纹

探究 'A CMOS Receiver Front-End for K-Band Low-Noise System-on-Chip' 的科研主题。它们共同构成独一无二的指纹。

引用此