Small area low power consumption mask ROM ASIC design

Wei Cui*, Yue Qiu Han, He Chen, Yun Li

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Abstract

The ASIC design of a 4K bit mask-programmable CMOS ROM is introduced, and the ROM has a small area of 0.082 mm2 with a power-delay product of 0.036 PJ/bit. The high packing density and the excellent power-delay product are achieved by using double well, single polysilicon, double metal 0.6 μm CMOS technology and a serial ROM cell structure. The power supply currents in active and quiescent modes are 1.2 mA and less than 0.1 μA at+5 V, respectively. Using a novel and simple sensitive amplifier/driver structure efficiently reduces the memory access time. The memory access time is 36 ns.

Original languageEnglish
Pages (from-to)934-936
Number of pages3
JournalTien Tzu Hsueh Pao/Acta Electronica Sinica
Volume30
Issue number6
Publication statusPublished - Jun 2002

Keywords

  • CMOS technology
  • Decoder
  • Low consumption
  • ROM
  • Sense amplifier

Fingerprint

Dive into the research topics of 'Small area low power consumption mask ROM ASIC design'. Together they form a unique fingerprint.

Cite this