A Novel 12-Bit 0.6-mW Two-Step Coarse-Fine Time-to-Digital Converter

Zhaoyuan Wang, Yeran Jin, Bo Zhou*

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

6 Citations (Scopus)
Plum Print visual indicator of research metrics
  • Citations
    • Citation Indexes: 5
  • Captures
    • Readers: 6
see details

Abstract

A novel two-step coarse-fine time-to-digital converter (TDC) is fabricated in 65-nm CMOS, with a relaxation oscillator based peak counter (ROC) for the coarse stage and a successive approximation analog-to-digital converter (SAR-ADC) for the fine stage. A reconfigurable 3-bit digital counter expands the dynamic range, and a high-precision 9-bit SAR-ADC ensures the resolution. The proposed ROC-ADC scheme conducts the time residence and the transfer linearity well for two-step quantization. Experimental results show that the presented 12-bit TDC achieves a high resolution less than 8 ps and a wide dynamic range up to 30 ns, with the differential nonlinearity (DNL) and integral nonlinearity (INL) values of 0.92 LSB and 1.07 LSB, respectively. The TDC consumes a low power of 0.6 mW from a 1-V supply, with the active area of 0.14 mm2.

Original languageEnglish
Pages (from-to)4654-4658
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume69
Issue number12
DOIs
Publication statusPublished - 1 Dec 2022

Keywords

  • ROC
  • SAR-ADC
  • TDC
  • high resolution
  • low power
  • two-step

Fingerprint

Dive into the research topics of 'A Novel 12-Bit 0.6-mW Two-Step Coarse-Fine Time-to-Digital Converter'. Together they form a unique fingerprint.

Cite this

Wang, Z., Jin, Y., & Zhou, B. (2022). A Novel 12-Bit 0.6-mW Two-Step Coarse-Fine Time-to-Digital Converter. IEEE Transactions on Circuits and Systems II: Express Briefs, 69(12), 4654-4658. https://doi.org/10.1109/TCSII.2022.3182158