Design of the high-speed, high-precision and large-scale data acquisition system

Xiaomin Hou; Xiaohong Wang; Teng Long

Design of the high-speed, high-precision and large-scale data acquisition system

Xiaomin Hou^*, Xiaohong Wang, Teng Long

^*此作品的通讯作者

信息与电子学院

Beijing Institute of Technology

科研成果: 会议稿件 › 论文 › 同行评审

摘要

In this paper, the key techniques are analyzed during the implementation of the high-speed, high-precision and large-scale data acquisition system(DAS), including the implementation of SDRAM controller, clock circuit design, system anti-interference and etc. In the end, the high-speed, high-precision and large-scale DAS, based on PCI bus, is introduced. In the system, we choose AD9430 and high-speed large-scale SDRAM, design the control logic for the data sampling, access read/write(R/W). The test results of the system are given which prove the feasibility of the system.

源语言	英语
页	563-567
页数	5
出版状态	已出版 - 2004
活动	2004 7th International Conference on Signal Processing Proceedings (ICSP'04) - Beijing, 中国期限: 31 8月 2004 → 4 9月 2004

会议

会议	2004 7th International Conference on Signal Processing Proceedings (ICSP'04)
国家/地区	中国
市	Beijing
时期	31/08/04 → 4/09/04

其它文件与链接

链接到 Scopus 的出版物

引用此

@conference{5d49317a9dbc44d9ad1c29c6b509d711,

title = "Design of the high-speed, high-precision and large-scale data acquisition system",

abstract = "In this paper, the key techniques are analyzed during the implementation of the high-speed, high-precision and large-scale data acquisition system(DAS), including the implementation of SDRAM controller, clock circuit design, system anti-interference and etc. In the end, the high-speed, high-precision and large-scale DAS, based on PCI bus, is introduced. In the system, we choose AD9430 and high-speed large-scale SDRAM, design the control logic for the data sampling, access read/write(R/W). The test results of the system are given which prove the feasibility of the system.",

keywords = "CPLD A/D, Memory data acquisition, SDRAM",

author = "Xiaomin Hou and Xiaohong Wang and Teng Long",

year = "2004",

language = "English",

pages = "563--567",

note = "2004 7th International Conference on Signal Processing Proceedings (ICSP'04) ; Conference date: 31-08-2004 Through 04-09-2004",

}

TY - CONF

T1 - Design of the high-speed, high-precision and large-scale data acquisition system

AU - Hou, Xiaomin

AU - Wang, Xiaohong

AU - Long, Teng

PY - 2004

Y1 - 2004

N2 - In this paper, the key techniques are analyzed during the implementation of the high-speed, high-precision and large-scale data acquisition system(DAS), including the implementation of SDRAM controller, clock circuit design, system anti-interference and etc. In the end, the high-speed, high-precision and large-scale DAS, based on PCI bus, is introduced. In the system, we choose AD9430 and high-speed large-scale SDRAM, design the control logic for the data sampling, access read/write(R/W). The test results of the system are given which prove the feasibility of the system.

AB - In this paper, the key techniques are analyzed during the implementation of the high-speed, high-precision and large-scale data acquisition system(DAS), including the implementation of SDRAM controller, clock circuit design, system anti-interference and etc. In the end, the high-speed, high-precision and large-scale DAS, based on PCI bus, is introduced. In the system, we choose AD9430 and high-speed large-scale SDRAM, design the control logic for the data sampling, access read/write(R/W). The test results of the system are given which prove the feasibility of the system.

KW - CPLD A/D

KW - Memory data acquisition

KW - SDRAM

UR - http://www.scopus.com/inward/record.url?scp=7744233146&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:7744233146

SP - 563

EP - 567

T2 - 2004 7th International Conference on Signal Processing Proceedings (ICSP'04)

Y2 - 31 August 2004 through 4 September 2004

ER -

Design of the high-speed, high-precision and large-scale data acquisition system

摘要

会议

其它文件与链接

指纹

引用此