An improved two-stage acquisition system and its VLSI implementation

Zhen Hua Li*, Jia Bin Chen, Yun Zhi Zhan

*此作品的通讯作者

科研成果: 期刊稿件文章同行评审

摘要

It is known that normal two-stage acquisition algorithm is made up of matching filter as the front-end and serial sliding correlators as the back-end, which has the disadvantage of too much resource consumption. This paper proposes an improved two-stage acquisition system. The system is made up of a sliding correlator with short integration time as the front-end to skip the synchronization stage quickly and a bank of serial correlators with different integration time as the back-end for verification. Furthermore, an improved 1+M/N search detector algorithm is used in the system. At last, the acquisition circuit is implemented based on FPGA+DSP and proves the correctness of circuit modulus is proved by simulation of Modelsim. Comparative results show that the proposed system can reduce the resource consumption effectively and improve the detection probability dramatically.

源语言英语
页(从-至)1134-1139+1144
期刊Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology
32
11
出版状态已出版 - 11月 2012

指纹

探究 'An improved two-stage acquisition system and its VLSI implementation' 的科研主题。它们共同构成独一无二的指纹。

引用此

Li, Z. H., Chen, J. B., & Zhan, Y. Z. (2012). An improved two-stage acquisition system and its VLSI implementation. Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 32(11), 1134-1139+1144.