10-Gb/s 1:4 demultiplexer in 0.25 μm CMOS

Lei Tian; Zhigong Wang; Haitao Chen; Tingting Xie; Jianhua Lu; Rui Tao; Yi Dong; Shizhong Xie

doi:10.1117/12.444544

10-Gb/s 1:4 demultiplexer in 0.25 μm CMOS

Lei Tian, Zhigong Wang, Haitao Chen, Tingting Xie, Jianhua Lu, Rui Tao, Yi Dong, Shizhong Xie

科研成果: 期刊稿件 › 文章 › 同行评审

2 引用（Scopus）

摘要

This paper describes a 1:4 demultiplexer in a standard 0.25 μm CMOS. A tree-type structure is used to reduce the clock frequency and the SCL (Source Couple Logic) is used to construct high speed DFF. The chip occupies 1 mm² area. It consumes 693 mW from a 3.3 V supply. The operating bit rates is higher than 10 Gb/s.

源语言	英语
页（从-至）	121-124
页数	4
期刊	Proceedings of SPIE - The International Society for Optical Engineering
卷	4603
DOI	https://doi.org/10.1117/12.444544
出版状态	已出版 - 2001
已对外发布	是

访问文件

10.1117/12.444544

其它文件与链接

链接到 Scopus 的出版物

引用此

Tian, L., Wang, Z., Chen, H., Xie, T., Lu, J., Tao, R., Dong, Y., & Xie, S. (2001). 10-Gb/s 1:4 demultiplexer in 0.25 μm CMOS. Proceedings of SPIE - The International Society for Optical Engineering, 4603, 121-124. https://doi.org/10.1117/12.444544

@article{10316adc7d7e40b5b0615c4dfef5ddcb,

title = "10-Gb/s 1:4 demultiplexer in 0.25 μm CMOS",

abstract = "This paper describes a 1:4 demultiplexer in a standard 0.25 μm CMOS. A tree-type structure is used to reduce the clock frequency and the SCL (Source Couple Logic) is used to construct high speed DFF. The chip occupies 1 mm2 area. It consumes 693 mW from a 3.3 V supply. The operating bit rates is higher than 10 Gb/s.",

keywords = "0.25 μm CMOS, 1:4 Demultiplexer, High-speed ICs, SCL, SDH system",

author = "Lei Tian and Zhigong Wang and Haitao Chen and Tingting Xie and Jianhua Lu and Rui Tao and Yi Dong and Shizhong Xie",

year = "2001",

doi = "10.1117/12.444544",

language = "English",

volume = "4603",

pages = "121--124",

journal = "Proceedings of SPIE - The International Society for Optical Engineering",

issn = "0277-786X",

publisher = "SPIE",

}

TY - JOUR

T1 - 10-Gb/s 1:4 demultiplexer in 0.25 μm CMOS

AU - Tian, Lei

AU - Wang, Zhigong

AU - Chen, Haitao

AU - Xie, Tingting

AU - Lu, Jianhua

AU - Tao, Rui

AU - Dong, Yi

AU - Xie, Shizhong

PY - 2001

Y1 - 2001

N2 - This paper describes a 1:4 demultiplexer in a standard 0.25 μm CMOS. A tree-type structure is used to reduce the clock frequency and the SCL (Source Couple Logic) is used to construct high speed DFF. The chip occupies 1 mm2 area. It consumes 693 mW from a 3.3 V supply. The operating bit rates is higher than 10 Gb/s.

AB - This paper describes a 1:4 demultiplexer in a standard 0.25 μm CMOS. A tree-type structure is used to reduce the clock frequency and the SCL (Source Couple Logic) is used to construct high speed DFF. The chip occupies 1 mm2 area. It consumes 693 mW from a 3.3 V supply. The operating bit rates is higher than 10 Gb/s.

KW - 0.25 μm CMOS

KW - 1:4 Demultiplexer

KW - High-speed ICs

KW - SCL

KW - SDH system

UR - http://www.scopus.com/inward/record.url?scp=0035771281&partnerID=8YFLogxK

U2 - 10.1117/12.444544

DO - 10.1117/12.444544

M3 - Article

AN - SCOPUS:0035771281

SN - 0277-786X

VL - 4603

SP - 121

EP - 124

JO - Proceedings of SPIE - The International Society for Optical Engineering

JF - Proceedings of SPIE - The International Society for Optical Engineering

ER -

10-Gb/s 1:4 demultiplexer in 0.25 μm CMOS

摘要

访问文件

其它文件与链接

指纹

引用此