Reversible High Speed Binary Content Addressable Memory array design using Transmission Gate Logic

Alekhya Yalla*, Umakanta Nanda, Chandan Kumar Pandey, Shujun Ye

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Reversible High Speed Binary Content Addressable Memory array design using Transmission Gate Logic'. Together they form a unique fingerprint.

Computer Science

Engineering