Low-Temperature Fabrication of Solution-Processed InGaZnO Thin-Film Transistors

Yonghua Chen, Zhinong Yu, Xuyang Li, Jin Cheng

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

We report a novel method for fabricating solution-processed quaternary In-Ga-Zn-O (IGZO) thin-film transistors (TFTs) at low annealing temperature. The method is to spin coat such binary oxide layers as Ga 2 O 3 , ZnO and In 2 O 3 consecutively and then anneal the layers at 250 °C. Finally, due to vertical diffusion of the binary oxides, the IGZO film with a vertically gradient In, Ga, Zn distribution (defined as vd-IGZO) is obtained and used as the channel layer of TFT. Compared with conventional IGZO (con-IGZO) TFTs annealing at 380°C, the vd-IGZO TFTs have better electrical performances.

Original languageEnglish
Title of host publication2018 9th International Conference on Computer Aided Design for Thin-Film Transistor Technologies, CAD-TFT 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728100968
DOIs
Publication statusPublished - 10 Jan 2019
Event9th International Conference on Computer Aided Design for Thin-Film Transistor Technologies, CAD-TFT 2018 - Shenzhen, China
Duration: 16 Nov 201818 Nov 2018

Publication series

Name2018 9th International Conference on Computer Aided Design for Thin-Film Transistor Technologies, CAD-TFT 2018

Conference

Conference9th International Conference on Computer Aided Design for Thin-Film Transistor Technologies, CAD-TFT 2018
Country/TerritoryChina
CityShenzhen
Period16/11/1818/11/18

Keywords

  • low-temperature preparation
  • thin-film transistors

Fingerprint

Dive into the research topics of 'Low-Temperature Fabrication of Solution-Processed InGaZnO Thin-Film Transistors'. Together they form a unique fingerprint.

Cite this