Event recording system in large scale distributed parallel DSP processing

Jin Wei*, Feng Liu, Teng Long

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper focuses on the monitoring and debugging issues of concurrent DSP processing system in real time large scale distributed parallel scenario. It strives for putting the record and replay technique which stems from the parallel computing realm, into practice for modern high performance embedded computing (HPEC) application and enhancing its feasibility and scalability. Architecture of event recording system based on high performance DSP COTS modules is established, and its core components are designed and implemented, including global clocking domain, event generator and event recorder.

Original languageEnglish
Title of host publicationProceedings - 2009 International Conference on Information Engineering and Computer Science, ICIECS 2009
DOIs
Publication statusPublished - 2009
Event2009 International Conference on Information Engineering and Computer Science, ICIECS 2009 - Wuhan, China
Duration: 19 Dec 200920 Dec 2009

Publication series

NameProceedings - 2009 International Conference on Information Engineering and Computer Science, ICIECS 2009

Conference

Conference2009 International Conference on Information Engineering and Computer Science, ICIECS 2009
Country/TerritoryChina
CityWuhan
Period19/12/0920/12/09

Keywords

  • DSP
  • Distributed processing
  • Event recording
  • Parallel processing

Fingerprint

Dive into the research topics of 'Event recording system in large scale distributed parallel DSP processing'. Together they form a unique fingerprint.

Cite this