A pipelined memory-efficient architecture for ultra-long variable-size FFT processors

Chen He*, Wu Qiang, Gao Zhenbin, Wan Hongxing

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

11 Citations (Scopus)

Fingerprint

Dive into the research topics of 'A pipelined memory-efficient architecture for ultra-long variable-size FFT processors'. Together they form a unique fingerprint.

Computer Science