Implementation of a radix-2k fixed-point pipeline FFT processor with optimized word length scheme

Long Pang, Shan Dong, Libiao Jin*, Chen Yang, Bingyi Li, Yu Xie, Yizhuang Xie, He Chen

*此作品的通讯作者

科研成果: 期刊稿件文章同行评审

摘要

To design a high-precision and low-complexity FFT/IFFT processor architecture, the optimum bit sizing technique in each stage is usually adopted. However, it is difficult to provide an accurate, fast word length scheme due to the diversity of FFT algorithms and the complexity of circuit structure. In this paper, we focus on the widely-used radix-2k Decimation-In-Frequency (DIF) Fast Fourier Transform (FFT) algorithm. Based on our previous research on fixed-point FFT Signal-to-Quantization- Noise Ratio (SQNR) assessment, an analytical expression of word lengths in different stages is deduced. We further put forward a word length optimization method based on the analytical expression. Pre-layout logic synthesis and power simulation are performed for comparison with some previous works. Eventually, we implement a 16384-point FFT processor in 0.13µm technology. The proposed method yields more hardware resource benefit and saves more simulation time.

源语言英语
文章编号20190181
期刊IEICE Electronics Express
16
13
DOI
出版状态已出版 - 2019

指纹

探究 'Implementation of a radix-2k fixed-point pipeline FFT processor with optimized word length scheme' 的科研主题。它们共同构成独一无二的指纹。

引用此

Pang, L., Dong, S., Jin, L., Yang, C., Li, B., Xie, Y., Xie, Y., & Chen, H. (2019). Implementation of a radix-2k fixed-point pipeline FFT processor with optimized word length scheme. IEICE Electronics Express, 16(13), 文章 20190181. https://doi.org/10.1587/elex.16.20190181