Area-efficient mixed-radix variable-length FFT processor

Chen Yang, Chunpeng Wei, Yizhuang Xie, He Chen*, Cuimei Ma

*此作品的通讯作者

科研成果: 期刊稿件文章同行评审

3 引用 (Scopus)

摘要

This paper presents a mixed-radix multipath delay feedback (MDF) FFT processor with variable-length. In order to minimize the number of occupied multipliers while supporting more flexible FFT length, a 4-parallel radix-23 mixed radix-2/3/4 architecture is adopted. In order to further optimize the area and power consumption, we make efforts in constant multiplier design, twiddle factor generation and butterfly units multiplexing. CSD multiplier is adopted to realize the constant factor multiplication in radix-23 and radix-3 butterfly. Only one CORDIC, several adders and multipliers are occupied to achieve the 4-parallel twiddle factor generation. A radix-2/3/4 multiplexing butterfly unit with simple control logic is also designed. The design is synthesized with 65 nm CMOS technology. Compared with previous works, the proposed design shows advantages in terms of area, power consumption, and processing latency.

源语言英语
文章编号20170232
页(从-至)10
页数1
期刊IEICE Electronics Express
14
10
DOI
出版状态已出版 - 26 4月 2017

指纹

探究 'Area-efficient mixed-radix variable-length FFT processor' 的科研主题。它们共同构成独一无二的指纹。

引用此