摘要
A low-noise phase modulator, using finite-impulse-response (FIR) filtering embedded delta-sigma (ΔΣ) fractional-N phase-locked loop (PLL), is fabricated in 0.18 m CMOS for GSM/EDGE polar transmitters. A simplified digital compensation filter with inverse-FIR and -PLL features is proposed to trade off the transmitter noise and linearity. Experimental results show that the presented architecture performs RF phase modulation well with 20 mW power dissipation from 1.6 V supply and achieves the root-mean-square (rms) and peak phase errors of 4° and 8.5°, respectively. The measured and simulated phase noises of -104 dBc/Hz and -120 dBc/Hz at 400-kHz offset from 1.8-GHz carrier frequency are observed, respectively.
源语言 | 英语 |
---|---|
文章编号 | 521717 |
期刊 | The Scientific World Journal |
卷 | 2014 |
DOI | |
出版状态 | 已出版 - 2014 |
指纹
探究 'A low-noise delta-sigma phase modulator for polar transmitters' 的科研主题。它们共同构成独一无二的指纹。引用此
Zhou, B. (2014). A low-noise delta-sigma phase modulator for polar transmitters. The Scientific World Journal, 2014, 文章 521717. https://doi.org/10.1155/2014/521717