VLSI implementation of universal random number generator

Wei Cui, He Chen, Yueqiu Han

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

9 Citations (Scopus)

Abstract

A universal random number generator which can generate random numbers drawn from a uniform distribution, exponential distribution, Rayleigh distribution and Gauss distribution has been implemented as a VLSI circuit. The proposed system is based on the principle of arithmetic iteration which is implemented as a pipelined architecture. This random number generator has the characteristics of high speed, low power consumption and high output precision, and it is especially suited in communication systems and radar echo simulation environments where multi-distribution random numbers are required. The simulation and measurement results verify the validity of the design.

Original languageEnglish
Title of host publicationProceedings - APCCAS 2002
Subtitle of host publicationAsia-Pacific Conference on Circuits and Systems
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages465-470
Number of pages6
ISBN (Electronic)0780376900
DOIs
Publication statusPublished - 2002
EventAsia-Pacific Conference on Circuits and Systems, APCCAS 2002 - Denpasar, Bali, Indonesia
Duration: 28 Oct 200231 Oct 2002

Publication series

NameIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Volume1

Conference

ConferenceAsia-Pacific Conference on Circuits and Systems, APCCAS 2002
Country/TerritoryIndonesia
CityDenpasar, Bali
Period28/10/0231/10/02

Keywords

  • Arithmetic
  • Circuit simulation
  • Circuit synthesis
  • Exponential distribution
  • Gaussian distribution
  • Helium
  • Random number generation
  • Random variables
  • Read only memory
  • Very large scale integration

Fingerprint

Dive into the research topics of 'VLSI implementation of universal random number generator'. Together they form a unique fingerprint.

Cite this