The Design and Simulation of IIC Communication SOPC Core Based on Avalon Bus

Hongqiang Ji, Yabin Wang, Xiaofeng Li, Tao Jia

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this paper, we designed IIC into adjustable IP (Intelligent Property) core to shorten the develop cycle of IIC interface and improve the reconstruct ability of the system. In SOPC Builder, the hardware design code of IIC was integrated and defined as a port signal type, forming a called IP core. As a result, the development efficiency of the system is enhanced, the reliability of the system become high and the design of the system is less complicated.

Original languageEnglish
Title of host publicationProceedings - 2015 International Conference on Computer Science and Mechanical Automation, CSMA 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages135-138
Number of pages4
ISBN (Electronic)9781467391658
DOIs
Publication statusPublished - 4 Jan 2016
EventInternational Conference on Computer Science and Mechanical Automation, CSMA 2015 - Hangzhou, China
Duration: 23 Oct 201525 Oct 2015

Publication series

NameProceedings - 2015 International Conference on Computer Science and Mechanical Automation, CSMA 2015

Conference

ConferenceInternational Conference on Computer Science and Mechanical Automation, CSMA 2015
Country/TerritoryChina
CityHangzhou
Period23/10/1525/10/15

Keywords

  • NIOS II
  • SOPC

Fingerprint

Dive into the research topics of 'The Design and Simulation of IIC Communication SOPC Core Based on Avalon Bus'. Together they form a unique fingerprint.

Cite this