Principle of bit-synchronization loop

Ke Sheng; M. R. Anjum; Mussa A. Dida

doi:10.1109/INMIC.2014.7097322

Principle of bit-synchronization loop

Ke Sheng, M. R. Anjum, Mussa A. Dida

School of Cyberspace Science and Technology

Beijing Institute of Technology

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Citation (Scopus)

Abstract

This paper describes the construction and operating principles of bit-synchronization loop study based research, including the principles of the timing-error detector (Gardner Algorithm), the number- controlled oscillator and the interpolation filter. This paper is divided into three parts and simulation results have been performed using MATLAB. At last, the results are analyzed with conclusion that the loop performed the best sampled signal sequences.

Original language	English
Title of host publication	17th IEEE International Multi Topic Conference
Subtitle of host publication	Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings
Editors	Haroon Rasheed, Farah Lakhani, Mukesh Kumar Maheshwari
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	115-118
Number of pages	4
ISBN (Electronic)	9781479957545
DOIs	https://doi.org/10.1109/INMIC.2014.7097322
Publication status	Published - 2014
Event	17th IEEE International Multi Topic Conference, IEEE INMIC 2014 - Karachi, Pakistan Duration: 8 Dec 2014 → 10 Dec 2014

Publication series

Name	17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings

Conference

Conference	17th IEEE International Multi Topic Conference, IEEE INMIC 2014
Country/Territory	Pakistan
City	Karachi
Period	8/12/14 → 10/12/14

Access to Document

10.1109/INMIC.2014.7097322

Cite this

Sheng, K., Anjum, M. R., & Dida, M. A. (2014). Principle of bit-synchronization loop. In H. Rasheed, F. Lakhani, & M. K. Maheshwari (Eds.), 17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings (pp. 115-118). Article 7097322 (17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/INMIC.2014.7097322

Sheng, Ke ; Anjum, M. R. ; Dida, Mussa A. / Principle of bit-synchronization loop. 17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings. editor / Haroon Rasheed ; Farah Lakhani ; Mukesh Kumar Maheshwari. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 115-118 (17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings).

@inproceedings{d3b21324162344de97dae4ddf5d91709,

title = "Principle of bit-synchronization loop",

abstract = "This paper describes the construction and operating principles of bit-synchronization loop study based research, including the principles of the timing-error detector (Gardner Algorithm), the number- controlled oscillator and the interpolation filter. This paper is divided into three parts and simulation results have been performed using MATLAB. At last, the results are analyzed with conclusion that the loop performed the best sampled signal sequences.",

author = "Ke Sheng and Anjum, {M. R.} and Dida, {Mussa A.}",

note = "Publisher Copyright: {\textcopyright} 2014 IEEE.; 17th IEEE International Multi Topic Conference, IEEE INMIC 2014 ; Conference date: 08-12-2014 Through 10-12-2014",

year = "2014",

doi = "10.1109/INMIC.2014.7097322",

language = "English",

series = "17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "115--118",

editor = "Haroon Rasheed and Farah Lakhani and Maheshwari, {Mukesh Kumar}",

booktitle = "17th IEEE International Multi Topic Conference",

address = "United States",

}

Sheng, K, Anjum, MR & Dida, MA 2014, Principle of bit-synchronization loop. in H Rasheed, F Lakhani & MK Maheshwari (eds), 17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings., 7097322, 17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings, Institute of Electrical and Electronics Engineers Inc., pp. 115-118, 17th IEEE International Multi Topic Conference, IEEE INMIC 2014, Karachi, Pakistan, 8/12/14. https://doi.org/10.1109/INMIC.2014.7097322

Principle of bit-synchronization loop. / Sheng, Ke; Anjum, M. R.; Dida, Mussa A.
17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings. ed. / Haroon Rasheed; Farah Lakhani; Mukesh Kumar Maheshwari. Institute of Electrical and Electronics Engineers Inc., 2014. p. 115-118 7097322 (17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Principle of bit-synchronization loop

AU - Sheng, Ke

AU - Anjum, M. R.

AU - Dida, Mussa A.

PY - 2014

Y1 - 2014

N2 - This paper describes the construction and operating principles of bit-synchronization loop study based research, including the principles of the timing-error detector (Gardner Algorithm), the number- controlled oscillator and the interpolation filter. This paper is divided into three parts and simulation results have been performed using MATLAB. At last, the results are analyzed with conclusion that the loop performed the best sampled signal sequences.

AB - This paper describes the construction and operating principles of bit-synchronization loop study based research, including the principles of the timing-error detector (Gardner Algorithm), the number- controlled oscillator and the interpolation filter. This paper is divided into three parts and simulation results have been performed using MATLAB. At last, the results are analyzed with conclusion that the loop performed the best sampled signal sequences.

UR - http://www.scopus.com/inward/record.url?scp=84937218772&partnerID=8YFLogxK

U2 - 10.1109/INMIC.2014.7097322

DO - 10.1109/INMIC.2014.7097322

M3 - Conference contribution

AN - SCOPUS:84937218772

T3 - 17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings

SP - 115

EP - 118

BT - 17th IEEE International Multi Topic Conference

A2 - Rasheed, Haroon

A2 - Lakhani, Farah

A2 - Maheshwari, Mukesh Kumar

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 17th IEEE International Multi Topic Conference, IEEE INMIC 2014

Y2 - 8 December 2014 through 10 December 2014

ER -

Sheng K, Anjum MR, Dida MA. Principle of bit-synchronization loop. In Rasheed H, Lakhani F, Maheshwari MK, editors, 17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2014. p. 115-118. 7097322. (17th IEEE International Multi Topic Conference: Collaborative and Sustainable Development of Technologies, IEEE INMIC 2014 - Proceedings). doi: 10.1109/INMIC.2014.7097322

Principle of bit-synchronization loop

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this