Low-latency decoder for quasi-cyclic LDPC codes based on FPGA

Jin Liang Lei; Hong Mei Chen; Ai Hua Wang

Low-latency decoder for quasi-cyclic LDPC codes based on FPGA

Jin Liang Lei, Hong Mei Chen, Ai Hua Wang^*

^*Corresponding author for this work

School of Information and Electronics

Research output: Contribution to journal › Article › peer-review

Abstract

A hardware architecture scheme of low-latency decoder for quasi-cyclic LDPC (QC-LDPC) codes is proposed using Min-Sum decoding algorithm. It takes the advantages of configurable embedded memory in FPGA and pipelining operational mode to improve the throughput of a decoder for QC-LDPC codes. The decoding time complexity is only about 2 times the size of the zoom factor of quasi-cyclic parity check matrix. Compared with non-pipelining decoding structure, the decoding latency is reduced to the original 1/7 without increasing logical resources.

Original language	English
Pages (from-to)	732-735
Number of pages	4
Journal	Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology
Volume	33
Issue number	7
Publication status	Published - Jul 2013

Keywords

FPGA implementation
Low-latency decoder
Pipelining
Quasi-cyclic LDPC

Cite this

Lei, J. L., Chen, H. M., & Wang, A. H. (2013). Low-latency decoder for quasi-cyclic LDPC codes based on FPGA. Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 33(7), 732-735.

@article{51d9d133350e40519742df5a4392a846,

title = "Low-latency decoder for quasi-cyclic LDPC codes based on FPGA",

abstract = "A hardware architecture scheme of low-latency decoder for quasi-cyclic LDPC (QC-LDPC) codes is proposed using Min-Sum decoding algorithm. It takes the advantages of configurable embedded memory in FPGA and pipelining operational mode to improve the throughput of a decoder for QC-LDPC codes. The decoding time complexity is only about 2 times the size of the zoom factor of quasi-cyclic parity check matrix. Compared with non-pipelining decoding structure, the decoding latency is reduced to the original 1/7 without increasing logical resources.",

keywords = "FPGA implementation, Low-latency decoder, Pipelining, Quasi-cyclic LDPC",

author = "Lei, {Jin Liang} and Chen, {Hong Mei} and Wang, {Ai Hua}",

year = "2013",

month = jul,

language = "English",

volume = "33",

pages = "732--735",

journal = "Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology",

issn = "1001-0645",

publisher = "Beijing Institute of Technology",

number = "7",

}

TY - JOUR

T1 - Low-latency decoder for quasi-cyclic LDPC codes based on FPGA

AU - Lei, Jin Liang

AU - Chen, Hong Mei

AU - Wang, Ai Hua

PY - 2013/7

Y1 - 2013/7

N2 - A hardware architecture scheme of low-latency decoder for quasi-cyclic LDPC (QC-LDPC) codes is proposed using Min-Sum decoding algorithm. It takes the advantages of configurable embedded memory in FPGA and pipelining operational mode to improve the throughput of a decoder for QC-LDPC codes. The decoding time complexity is only about 2 times the size of the zoom factor of quasi-cyclic parity check matrix. Compared with non-pipelining decoding structure, the decoding latency is reduced to the original 1/7 without increasing logical resources.

AB - A hardware architecture scheme of low-latency decoder for quasi-cyclic LDPC (QC-LDPC) codes is proposed using Min-Sum decoding algorithm. It takes the advantages of configurable embedded memory in FPGA and pipelining operational mode to improve the throughput of a decoder for QC-LDPC codes. The decoding time complexity is only about 2 times the size of the zoom factor of quasi-cyclic parity check matrix. Compared with non-pipelining decoding structure, the decoding latency is reduced to the original 1/7 without increasing logical resources.

KW - FPGA implementation

KW - Low-latency decoder

KW - Pipelining

KW - Quasi-cyclic LDPC

UR - http://www.scopus.com/inward/record.url?scp=84883471483&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:84883471483

SN - 1001-0645

VL - 33

SP - 732

EP - 735

JO - Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology

JF - Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology

IS - 7

ER -

Low-latency decoder for quasi-cyclic LDPC codes based on FPGA

Abstract

Keywords

Other files and links

Fingerprint

Cite this