Implementation and application of HDLC protocol based on FPGA in radar processing system

Zhifeng Chen*, He Chen, Long Pang

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Citation (Scopus)

Abstract

To meet the communications requirements of a wide band radar system, a HDLC controller based on FPGA was designed. The controller is set to idle mode when system reset or software reset occurs. The controller can be set to receiving or sending mode by software control. The special feature of the controller is especial low error rate and using very little hardware resource. Finally the controller was integrated into a wide band radar system, which proved the correctness and dependability of the controller.

Original languageEnglish
Title of host publication2011 International Conference on Electronics, Communications and Control, ICECC 2011 - Proceedings
Pages1490-1493
Number of pages4
DOIs
Publication statusPublished - 2011
Event2011 International Conference on Electronics, Communications and Control, ICECC 2011 - Ningbo, China
Duration: 9 Sept 201111 Sept 2011

Publication series

Name2011 International Conference on Electronics, Communications and Control, ICECC 2011 - Proceedings

Conference

Conference2011 International Conference on Electronics, Communications and Control, ICECC 2011
Country/TerritoryChina
CityNingbo
Period9/09/1111/09/11

Keywords

  • FPGA
  • HDLC
  • IP CORE
  • RS485Bus

Fingerprint

Dive into the research topics of 'Implementation and application of HDLC protocol based on FPGA in radar processing system'. Together they form a unique fingerprint.

Cite this