FPGA implementation of SNR estimation for DSSS signal of space borne secondary radar

Yong Qing Wang*, Yuan Qiao, Hong Lun Fan, Si Liang Wu

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

According to the problem of SNR estimation for DSSS signal in space borne secondary radar, an efficient approach has been presented. For the implementation of real-time processing of SNR estimation, the efficiency is improved by the redesign of the algorithm flow. Moreover, the SNR estimation is accomplished on a large-scale programmable gate array with the capability of processing high resolution. Simulation results indicate that the principle of the method is correct. Taking into account the space condition, the method performs well.

Original languageEnglish
Title of host publicationIET International Radar Conference 2009
Edition551 CP
DOIs
Publication statusPublished - 2009
EventIET International Radar Conference 2009 - Guilin, China
Duration: 20 Apr 200922 Apr 2009

Publication series

NameIET Conference Publications
Number551 CP

Conference

ConferenceIET International Radar Conference 2009
Country/TerritoryChina
CityGuilin
Period20/04/0922/04/09

Keywords

  • DSSS
  • FPGA
  • SNR
  • Secondary Radar

Fingerprint

Dive into the research topics of 'FPGA implementation of SNR estimation for DSSS signal of space borne secondary radar'. Together they form a unique fingerprint.

Cite this