Fault rate analysis: Breaking masked AES hardware implementations efficiently

An Wang, Man Chen, Zongyue Wang, Xiaoyun Wang

Research output: Contribution to journalArticlepeer-review

29 Citations (Scopus)

Abstract

In 2011, Li et al. presented clockwise collision analysis on nonprotected Advanced Encryption Standard (AES) hardware implementation. In this brief, we first propose a new clockwise collision attack, called fault rate analysis (FRA), on masked AES. Then, we analyze the critical and noncritical paths of the S-box and find that, for its three input bytes, namely, the input value, the input mask, and the output mask, the path relating to the output mask is much shorter than those relating to the other two inputs. Therefore, some sophisticated glitch cycles can be chosen such that the values in the critical path of the whole S-box are destroyed but this short path is not affected. As a result, the output mask does not offer protection to the S-box, which leads to a more efficient attack. Compared with three attacks on masking countermeasures at the Workshop on Cryptographic Hardware and Embedded Systems 2010 and 2011, our method only costs about 8% of their time and 4% of their storage space.

Original languageEnglish
Article number6560346
Pages (from-to)517-521
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume60
Issue number8
DOIs
Publication statusPublished - 2013
Externally publishedYes

Keywords

  • Collision attack
  • fault rate analysis (FRA)
  • masking
  • path delay
  • side-channel attack

Fingerprint

Dive into the research topics of 'Fault rate analysis: Breaking masked AES hardware implementations efficiently'. Together they form a unique fingerprint.

Cite this