An Ultra-Low Power Fast Transient LDO with Dynamic Bias

Kun Liu, Yaoming Xie, Xiaoran Li*, Lei Zhang*

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

A low-dropout linear regulator (LDO) without external capacitors is designed, combining ultra-low power consumption and ultra-fast transient response. The common support voltage of the LDO is 2.5 V to 3.6 V with a stable output voltage of 1.2 V and an output current dynamic range of 10 μA to 20 mA to supply power to other circuit modules. A Rail-to-Rail Input-Output (RRIO) Class AB push-pull output amplifier and a dynamic bias circuit are also designed. Meanwhile, a dynamic bias circuit which can regulate the operating current of error amplifier is proposed by monitoring output voltage variation in order to provide a larger compensation current to the operational amplifier when the load current changes are at high frequency and maintain ultra-low operating current at low clock frequency. The LDO is designed without resistors, and the deep well NMOS is applied in the output stage in order to reduce the difficulty of loop compensation. Designed in a 180 nm CMOS process, the post-simulation results show that under the condition of 40 °C and 3 V input voltage, the static power consumption is 31.7 nA with a settling time (±5%) of less than 35 ns.

Original languageEnglish
Article number3655
JournalElectronics (Switzerland)
Volume11
Issue number22
DOIs
Publication statusPublished - Nov 2022

Keywords

  • capacitor-less LDO
  • dynamic bias
  • fast transient response
  • low power

Fingerprint

Dive into the research topics of 'An Ultra-Low Power Fast Transient LDO with Dynamic Bias'. Together they form a unique fingerprint.

Cite this

Liu, K., Xie, Y., Li, X., & Zhang, L. (2022). An Ultra-Low Power Fast Transient LDO with Dynamic Bias. Electronics (Switzerland), 11(22), Article 3655. https://doi.org/10.3390/electronics11223655