An improved two-stage acquisition system and its VLSI implementation

Zhen Hua Li*, Jia Bin Chen, Yun Zhi Zhan

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Abstract

It is known that normal two-stage acquisition algorithm is made up of matching filter as the front-end and serial sliding correlators as the back-end, which has the disadvantage of too much resource consumption. This paper proposes an improved two-stage acquisition system. The system is made up of a sliding correlator with short integration time as the front-end to skip the synchronization stage quickly and a bank of serial correlators with different integration time as the back-end for verification. Furthermore, an improved 1+M/N search detector algorithm is used in the system. At last, the acquisition circuit is implemented based on FPGA+DSP and proves the correctness of circuit modulus is proved by simulation of Modelsim. Comparative results show that the proposed system can reduce the resource consumption effectively and improve the detection probability dramatically.

Original languageEnglish
Pages (from-to)1134-1139+1144
JournalBeijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology
Volume32
Issue number11
Publication statusPublished - Nov 2012

Keywords

  • 1+M/N
  • FPGA+DSP
  • Two-stage acquisition
  • Very large scale integration(VLSI)

Fingerprint

Dive into the research topics of 'An improved two-stage acquisition system and its VLSI implementation'. Together they form a unique fingerprint.

Cite this

Li, Z. H., Chen, J. B., & Zhan, Y. Z. (2012). An improved two-stage acquisition system and its VLSI implementation. Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 32(11), 1134-1139+1144.