An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR

Tianyuan Sun; Bingyi Li; Xiaoning Liu; Yizhuang Xie

doi:10.1007/978-981-13-6508-9_87

An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR

Tianyuan Sun, Bingyi Li, Xiaoning Liu, Yizhuang Xie^*

^*Corresponding author for this work

School of Information and Electronics

Beijing Institute of Technology

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Citation (Scopus)

Abstract

With the development of satellite load and very large scale integrated (VLSI) circuit technology, spaceborne real-time synthetic aperture radar (SAR) imaging systems have become a solution for rapid response to hazards. Through analyzing the algorithm pipeline flow as well as introducing the storage-computation model, a balanced and high-efficiency 2-D data access technology based on cross-mapping data storage method has been achieved to suit the large point processing for real-time spaceborne SAR system. A prototype based on NetFPGA-SUME board with Xilinx XC7VX690T is given to verify the performance of the proposed design. Taking Stripmap SAR imaging of 16384 * 16384 granularity raw data (5 m resolution, 25 km width) as an example, the imaging based on chirp scaling algorithm takes 6.63 s, which is better than some other real-time processing methods.

Original language	English
Title of host publication	Communications, Signal Processing, and Systems - Proceedings of the 2018 CSPS Volume 3
Subtitle of host publication	Systems
Editors	Qilian Liang, Xin Liu, Zhenyu Na, Wei Wang, Jiasong Mu, Baoju Zhang
Publisher	Springer Verlag
Pages	724-732
Number of pages	9
ISBN (Print)	9789811365072
DOIs	https://doi.org/10.1007/978-981-13-6508-9_87
Publication status	Published - 2020
Event	International Conference on Communications, Signal Processing, and Systems, CSPS 2018 - Dalian, China Duration: 14 Jul 2018 → 16 Jul 2018

Publication series

Name	Lecture Notes in Electrical Engineering
Volume	517
ISSN (Print)	1876-1100
ISSN (Electronic)	1876-1119

Conference

Conference	International Conference on Communications, Signal Processing, and Systems, CSPS 2018
Country/Territory	China
City	Dalian
Period	14/07/18 → 16/07/18

Keywords

FPGA parallel accelerating component
Real-time processing
SAR

Access to Document

10.1007/978-981-13-6508-9_87

Cite this

Sun, T., Li, B., Liu, X., & Xie, Y. (2020). An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR. In Q. Liang, X. Liu, Z. Na, W. Wang, J. Mu, & B. Zhang (Eds.), Communications, Signal Processing, and Systems - Proceedings of the 2018 CSPS Volume 3: Systems (pp. 724-732). (Lecture Notes in Electrical Engineering; Vol. 517). Springer Verlag. https://doi.org/10.1007/978-981-13-6508-9_87

Sun, Tianyuan ; Li, Bingyi ; Liu, Xiaoning et al. / An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR. Communications, Signal Processing, and Systems - Proceedings of the 2018 CSPS Volume 3: Systems. editor / Qilian Liang ; Xin Liu ; Zhenyu Na ; Wei Wang ; Jiasong Mu ; Baoju Zhang. Springer Verlag, 2020. pp. 724-732 (Lecture Notes in Electrical Engineering).

@inproceedings{ccbaa1522bd640919e2a82e8dccb3c6e,

title = "An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR",

abstract = "With the development of satellite load and very large scale integrated (VLSI) circuit technology, spaceborne real-time synthetic aperture radar (SAR) imaging systems have become a solution for rapid response to hazards. Through analyzing the algorithm pipeline flow as well as introducing the storage-computation model, a balanced and high-efficiency 2-D data access technology based on cross-mapping data storage method has been achieved to suit the large point processing for real-time spaceborne SAR system. A prototype based on NetFPGA-SUME board with Xilinx XC7VX690T is given to verify the performance of the proposed design. Taking Stripmap SAR imaging of 16384 * 16384 granularity raw data (5 m resolution, 25 km width) as an example, the imaging based on chirp scaling algorithm takes 6.63 s, which is better than some other real-time processing methods.",

keywords = "FPGA parallel accelerating component, Real-time processing, SAR",

author = "Tianyuan Sun and Bingyi Li and Xiaoning Liu and Yizhuang Xie",

note = "Publisher Copyright: {\textcopyright} Springer Nature Singapore Pte Ltd. 2020.; International Conference on Communications, Signal Processing, and Systems, CSPS 2018 ; Conference date: 14-07-2018 Through 16-07-2018",

year = "2020",

doi = "10.1007/978-981-13-6508-9_87",

language = "English",

isbn = "9789811365072",

series = "Lecture Notes in Electrical Engineering",

publisher = "Springer Verlag",

pages = "724--732",

editor = "Qilian Liang and Xin Liu and Zhenyu Na and Wei Wang and Jiasong Mu and Baoju Zhang",

booktitle = "Communications, Signal Processing, and Systems - Proceedings of the 2018 CSPS Volume 3",

address = "Germany",

}

Sun, T, Li, B, Liu, X & Xie, Y 2020, An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR. in Q Liang, X Liu, Z Na, W Wang, J Mu & B Zhang (eds), Communications, Signal Processing, and Systems - Proceedings of the 2018 CSPS Volume 3: Systems. Lecture Notes in Electrical Engineering, vol. 517, Springer Verlag, pp. 724-732, International Conference on Communications, Signal Processing, and Systems, CSPS 2018, Dalian, China, 14/07/18. https://doi.org/10.1007/978-981-13-6508-9_87

An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR. / Sun, Tianyuan; Li, Bingyi; Liu, Xiaoning et al.
Communications, Signal Processing, and Systems - Proceedings of the 2018 CSPS Volume 3: Systems. ed. / Qilian Liang; Xin Liu; Zhenyu Na; Wei Wang; Jiasong Mu; Baoju Zhang. Springer Verlag, 2020. p. 724-732 (Lecture Notes in Electrical Engineering; Vol. 517).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR

AU - Sun, Tianyuan

AU - Li, Bingyi

AU - Liu, Xiaoning

AU - Xie, Yizhuang

N1 - Publisher Copyright: © Springer Nature Singapore Pte Ltd. 2020.

PY - 2020

Y1 - 2020

N2 - With the development of satellite load and very large scale integrated (VLSI) circuit technology, spaceborne real-time synthetic aperture radar (SAR) imaging systems have become a solution for rapid response to hazards. Through analyzing the algorithm pipeline flow as well as introducing the storage-computation model, a balanced and high-efficiency 2-D data access technology based on cross-mapping data storage method has been achieved to suit the large point processing for real-time spaceborne SAR system. A prototype based on NetFPGA-SUME board with Xilinx XC7VX690T is given to verify the performance of the proposed design. Taking Stripmap SAR imaging of 16384 * 16384 granularity raw data (5 m resolution, 25 km width) as an example, the imaging based on chirp scaling algorithm takes 6.63 s, which is better than some other real-time processing methods.

AB - With the development of satellite load and very large scale integrated (VLSI) circuit technology, spaceborne real-time synthetic aperture radar (SAR) imaging systems have become a solution for rapid response to hazards. Through analyzing the algorithm pipeline flow as well as introducing the storage-computation model, a balanced and high-efficiency 2-D data access technology based on cross-mapping data storage method has been achieved to suit the large point processing for real-time spaceborne SAR system. A prototype based on NetFPGA-SUME board with Xilinx XC7VX690T is given to verify the performance of the proposed design. Taking Stripmap SAR imaging of 16384 * 16384 granularity raw data (5 m resolution, 25 km width) as an example, the imaging based on chirp scaling algorithm takes 6.63 s, which is better than some other real-time processing methods.

KW - FPGA parallel accelerating component

KW - Real-time processing

KW - SAR

UR - http://www.scopus.com/inward/record.url?scp=85068402661&partnerID=8YFLogxK

U2 - 10.1007/978-981-13-6508-9_87

DO - 10.1007/978-981-13-6508-9_87

M3 - Conference contribution

AN - SCOPUS:85068402661

SN - 9789811365072

T3 - Lecture Notes in Electrical Engineering

SP - 724

EP - 732

BT - Communications, Signal Processing, and Systems - Proceedings of the 2018 CSPS Volume 3

A2 - Liang, Qilian

A2 - Liu, Xin

A2 - Na, Zhenyu

A2 - Wang, Wei

A2 - Mu, Jiasong

A2 - Zhang, Baoju

PB - Springer Verlag

T2 - International Conference on Communications, Signal Processing, and Systems, CSPS 2018

Y2 - 14 July 2018 through 16 July 2018

ER -

Sun T, Li B, Liu X, Xie Y. An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR. In Liang Q, Liu X, Na Z, Wang W, Mu J, Zhang B, editors, Communications, Signal Processing, and Systems - Proceedings of the 2018 CSPS Volume 3: Systems. Springer Verlag. 2020. p. 724-732. (Lecture Notes in Electrical Engineering). doi: 10.1007/978-981-13-6508-9_87

An FPGA-based balanced and high-efficiency two-dimensional data access technology for real-time spaceborne SAR

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this