Abstract
This paper presents an 8-bit, 80MS/s Successive Approximation Register analog-to-digital converter (SAR ADC) with 2bit/cycle structure for sensor application. By using two capacitor-DAC arrays, S-DAC and R-DAC, the proposed SAR ADC can obtain 2-bit in one comparison cycle. With split-capacitor structure and monotonic switching strategy, two DACs reduce the number of capacitors and save the ADC power consumption. The proposed asynchronous control logic speeds up the ADC. The proposed ADC achieves 46.17dB SNDR at 80MS/s rate with 1.8V supply voltage in 180nm CMOS process.
Original language | English |
---|---|
Title of host publication | 2018 12th International Symposium on Antennas, Propagation and EM Theory, ISAPE 2018 - Proceedings |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
ISBN (Electronic) | 9781538673027 |
DOIs | |
Publication status | Published - 2 Jul 2018 |
Event | 12th International Symposium on Antennas, Propagation and EM Theory, ISAPE 2018 - Hangzhou, China Duration: 3 Dec 2018 → 6 Dec 2018 |
Publication series
Name | 2018 12th International Symposium on Antennas, Propagation and EM Theory, ISAPE 2018 - Proceedings |
---|
Conference
Conference | 12th International Symposium on Antennas, Propagation and EM Theory, ISAPE 2018 |
---|---|
Country/Territory | China |
City | Hangzhou |
Period | 3/12/18 → 6/12/18 |
Keywords
- 2b/cycle
- SAR ADC
- analog-to-digital converter
- split-capacitor
Fingerprint
Dive into the research topics of 'An 8-bit 80MS/s 2b/cycle SAR ADC for Sensor Application'. Together they form a unique fingerprint.Cite this
Zhang, L., Lou, W., & Gao, Y. (2018). An 8-bit 80MS/s 2b/cycle SAR ADC for Sensor Application. In 2018 12th International Symposium on Antennas, Propagation and EM Theory, ISAPE 2018 - Proceedings Article 8634360 (2018 12th International Symposium on Antennas, Propagation and EM Theory, ISAPE 2018 - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISAPE.2018.8634360