@inproceedings{5cad2c782c514b21ba5784d04b9eb4c6,
title = "An 8-bit 80MS/s 2b/cycle SAR ADC for Sensor Application",
abstract = "This paper presents an 8-bit, 80MS/s Successive Approximation Register analog-to-digital converter (SAR ADC) with 2bit/cycle structure for sensor application. By using two capacitor-DAC arrays, S-DAC and R-DAC, the proposed SAR ADC can obtain 2-bit in one comparison cycle. With split-capacitor structure and monotonic switching strategy, two DACs reduce the number of capacitors and save the ADC power consumption. The proposed asynchronous control logic speeds up the ADC. The proposed ADC achieves 46.17dB SNDR at 80MS/s rate with 1.8V supply voltage in 180nm CMOS process.",
keywords = "2b/cycle, SAR ADC, analog-to-digital converter, split-capacitor",
author = "Lei Zhang and Wenzhong Lou and Yige Gao",
note = "Publisher Copyright: {\textcopyright} 2018 IEEE.; 12th International Symposium on Antennas, Propagation and EM Theory, ISAPE 2018 ; Conference date: 03-12-2018 Through 06-12-2018",
year = "2018",
month = jul,
day = "2",
doi = "10.1109/ISAPE.2018.8634360",
language = "English",
series = "2018 12th International Symposium on Antennas, Propagation and EM Theory, ISAPE 2018 - Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2018 12th International Symposium on Antennas, Propagation and EM Theory, ISAPE 2018 - Proceedings",
address = "United States",
}