@inproceedings{a6a7b74e6bb6492ba00da9bc1345a2ff,
title = "Algorithm Implementation of On-Board SAR Imaging on FPGA+DSP Platform",
abstract = "This paper introduces an effective parallel processing method to design the on-board SAR (Synthetic Aperture Radar) real time imaging processor using FPGA+DSP based on the high-resolution imaging algorithm. The architecture of this processor is designed based on the analysis of the algorithm operation characteristics and the inherent time relationship. In order to reduce the time consumption, pipeline and parallel joint processing method is applied. In addition, the system uses a combination of floating-point operations and fixed-point operations, which not only meets the imaging accuracy requirements but also saves the hardware scale of the system. The system requires 24s to focus the GF-3 stripmap SAR raw data with a granularity of 16384∗16384 when works in 100MHz. The results demonstrate that our method was effective and the imaging quality can meet the requirements.",
keywords = "algorithm mapping, parallel processing architecture, real-time, sar imaging",
author = "Wenyue Yu and Yizhuang Xie and Dan Lu and Bingyi Li and He Chen and Liang Chen",
note = "Publisher Copyright: {\textcopyright} 2019 IEEE.; 2019 IEEE International Conference on Signal, Information and Data Processing, ICSIDP 2019 ; Conference date: 11-12-2019 Through 13-12-2019",
year = "2019",
month = dec,
doi = "10.1109/ICSIDP47821.2019.9173188",
language = "English",
series = "ICSIDP 2019 - IEEE International Conference on Signal, Information and Data Processing 2019",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "ICSIDP 2019 - IEEE International Conference on Signal, Information and Data Processing 2019",
address = "United States",
}