Algorithm-based concurrent error detection scheme for DCT networks

He Chen; Zhigang Mao; Yizheng Ye

Algorithm-based concurrent error detection scheme for DCT networks

He Chen^*, Zhigang Mao, Yizheng Ye

^*Corresponding author for this work

School of Optics and Photonics

Research output: Contribution to journal › Article › peer-review

Abstract

A concurrent error detection design was proposed for discrete cosine transform, and based on it an improved design was presented. DCT is realized by butterfly architecture of B.G.Lee fast algorithm, and algorithm-based fault tolerance is used for CED. The proposed design allows 100% throughput and high fault coverage with a very low increment of hardware coverage. The fault coverage of this scheme was analyzed and the conclusion was given.

Original language	English
Pages (from-to)	30-33
Number of pages	4
Journal	Tien Tzu Hsueh Pao/Acta Electronica Sinica
Volume	27
Issue number	8
Publication status	Published - Aug 1999

Cite this

Chen, H., Mao, Z., & Ye, Y. (1999). Algorithm-based concurrent error detection scheme for DCT networks. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 27(8), 30-33.

@article{093a243a61d5409cb588ba1846489fc6,

title = "Algorithm-based concurrent error detection scheme for DCT networks",

abstract = "A concurrent error detection design was proposed for discrete cosine transform, and based on it an improved design was presented. DCT is realized by butterfly architecture of B.G.Lee fast algorithm, and algorithm-based fault tolerance is used for CED. The proposed design allows 100% throughput and high fault coverage with a very low increment of hardware coverage. The fault coverage of this scheme was analyzed and the conclusion was given.",

author = "He Chen and Zhigang Mao and Yizheng Ye",

year = "1999",

month = aug,

language = "English",

volume = "27",

pages = "30--33",

journal = "Tien Tzu Hsueh Pao/Acta Electronica Sinica",

issn = "0372-2112",

publisher = "Chinese Institute of Electronics",

number = "8",

}

TY - JOUR

T1 - Algorithm-based concurrent error detection scheme for DCT networks

AU - Chen, He

AU - Mao, Zhigang

AU - Ye, Yizheng

PY - 1999/8

Y1 - 1999/8

N2 - A concurrent error detection design was proposed for discrete cosine transform, and based on it an improved design was presented. DCT is realized by butterfly architecture of B.G.Lee fast algorithm, and algorithm-based fault tolerance is used for CED. The proposed design allows 100% throughput and high fault coverage with a very low increment of hardware coverage. The fault coverage of this scheme was analyzed and the conclusion was given.

AB - A concurrent error detection design was proposed for discrete cosine transform, and based on it an improved design was presented. DCT is realized by butterfly architecture of B.G.Lee fast algorithm, and algorithm-based fault tolerance is used for CED. The proposed design allows 100% throughput and high fault coverage with a very low increment of hardware coverage. The fault coverage of this scheme was analyzed and the conclusion was given.

UR - http://www.scopus.com/inward/record.url?scp=0033171115&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0033171115

SN - 0372-2112

VL - 27

SP - 30

EP - 33

JO - Tien Tzu Hsueh Pao/Acta Electronica Sinica

JF - Tien Tzu Hsueh Pao/Acta Electronica Sinica

IS - 8

ER -

Algorithm-based concurrent error detection scheme for DCT networks

Abstract

Other files and links

Fingerprint

Cite this