Abstract
In traditional universal asynchronous receiver transmitter (UART) controller, the data transmission is inefficient and the data bus utilization ratio is low. A novel design is provided to solve these problems. The architecture of the system is introduced, the flow charts of data processing as well as the implementation state machine are also presented in detail. This paper is concluded by comparing the performance of this design, which is realized on field programmable gate array (FPGA) using Verilog hardware description language (HDL), with other traditional UART controllers.
Original language | English |
---|---|
Pages (from-to) | 66-74 |
Number of pages | 9 |
Journal | Chinese Journal of Aeronautics |
Volume | 20 |
Issue number | 1 |
DOIs | |
Publication status | Published - Feb 2007 |
Externally published | Yes |
Keywords
- FPGA
- Multi-channel
- Serial communication
- UART
Fingerprint
Dive into the research topics of 'A novel design of efficient multi-channel UART controller based on FPGA'. Together they form a unique fingerprint.Cite this
Hu, Z., Zhang, J., & Luo, X. L. (2007). A novel design of efficient multi-channel UART controller based on FPGA. Chinese Journal of Aeronautics, 20(1), 66-74. https://doi.org/10.1016/S1000-9361(07)60009-0