跳到主要导航 跳到搜索 跳到主要内容

Ferroelectric-Polarization-Modulated 2D Floating-Gate Memory Enabling a 106 On/Off Ratio under ±1 V Gate-Voltage Sweep

  • Tianze Yu
  • , Ce Li
  • , Weili Zhen
  • , Dongliang Yang
  • , Zirui Zhang
  • , Huihan Li
  • , Yutao Li
  • , Ruitong Bie
  • , Mingyue Yuan
  • , Linfeng Sun*
  • *此作品的通讯作者
  • Beijing Institute of Technology

科研成果: 期刊稿件快报同行评审

摘要

Floating-gate transistors based on 2D materials have attracted great interest owing to their superior memory characteristics and high reliability. However, most reported devices still suffer from high operating voltages, limited multifunctionality, etc. Here, we proposed a ferroelectric-polarization-modulated floating-gate transistor (FMFGT) based on a CIPS/MLG/hBN/MoS2 van der Waals heterostructure. The switchable and stable ferroelectric polarization of CIPS effectively reduces the tunneling barrier, exhibiting an on/off ratio (>106) when the sweep voltage is reduced to 1 V. In addition, the FMFGT exhibits robust dynamic response under an ultrafast pulse (∼20 ns) and achieves a maximum on/off ratio exceeding 109. Furthermore, the device demonstrates controllable synaptic plasticity under diverse stimuli, facilitating the integration of multiple optoelectronic logic gates. This work provides new insights into the role of ferroelectric polarization in floating-gate devices and establishes a promising solution toward low-voltage, multifunctional memories in edge computing and artificial intelligence.

源语言英语
页(从-至)7554-7563
页数10
期刊Nano Letters
26
23
DOI
出版状态已出版 - 17 6月 2026
已对外发布

指纹

探究 'Ferroelectric-Polarization-Modulated 2D Floating-Gate Memory Enabling a 106 On/Off Ratio under ±1 V Gate-Voltage Sweep' 的科研主题。它们共同构成独一无二的指纹。

引用此