摘要
This paper presents an ultra-broadband on-chip bias network for distributed amplifiers (DAs) in indium phosphide (InP) technology, eliminating conventional RF-choke constraints through a reconfigurable 2-port DC-feed block. Capitalizing on distributed amplification principles, the reverse-configured topology with strategic port inversion grounds RF pathways while integrating an R-C impedance network (50- resistor + 0.2-pF capacitor) to suppress power supply noise and enable native cascadability. Measured results demonstrate ultra-broadband operation with >10 dB isolation from 20 to 170 GHz in a compact size of 0.015 mm. Crucially, the proposed architecture eliminates external bias-tee modules by providing on-demand reconfigurability, and the direct RF-port connection evolves the DC-feed into a fully operational 3-port bias-tee, unlocking monolithic integrated circuits (MMICs) and sub-terahertz (sub-THz) wireless applications. This architecture optimizes noise suppression, test complexity, and functional flexibility, establishing another topology for integrated bias networks.
| 源语言 | 英语 |
|---|---|
| 期刊 | Journal of Electronic Testing: Theory and Applications (JETTA) |
| DOI | |
| 出版状态 | 已接受/待刊 - 2026 |
| 已对外发布 | 是 |
指纹
探究 'An Ultra-Broadband On-Chip DC-Feed Block for Sub-THz Applications in InP Technology' 的科研主题。它们共同构成独一无二的指纹。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver