A VLSI design of fuzzy register

Kazuhiro Ozawa; Kaoru Hirota

doi:10.1016/0020-0255(93)90071-S

A VLSI design of fuzzy register

Kazuhiro Ozawa^*
, Kaoru Hirota

^*此作品的通讯作者

Hosei University

科研成果: 期刊稿件 › 文章 › 同行评审

1 引用（Scopus）

摘要

A VLSI design of fuzzy register as a fuzzy memory module is presented. Using a very high speed integrated circuit hardware description language compiler and simulator, optimization of VLSI of the fuzzy register circuit is analyzed. Finally, as an example of the application of the fuzzy memory modules, the hardware realization of the multistage fuzzy inference, i.e., recursive fuzzy inference, is shown.

源语言	英语
页（从-至）	203-221
页数	19
期刊	Information Sciences
卷	71
期	1-2
DOI	https://doi.org/10.1016/0020-0255(93)90071-S
出版状态	已出版 - 15 6月 1993
已对外发布	是

访问文件

10.1016/0020-0255(93)90071-S

其它文件与链接

链接到 Scopus 的出版物

引用此

@article{4b96c8db65614c08b8a9b301ef924a91,

title = "A VLSI design of fuzzy register",

abstract = "A VLSI design of fuzzy register as a fuzzy memory module is presented. Using a very high speed integrated circuit hardware description language compiler and simulator, optimization of VLSI of the fuzzy register circuit is analyzed. Finally, as an example of the application of the fuzzy memory modules, the hardware realization of the multistage fuzzy inference, i.e., recursive fuzzy inference, is shown.",

author = "Kazuhiro Ozawa and Kaoru Hirota",

year = "1993",

month = jun,

day = "15",

doi = "10.1016/0020-0255(93)90071-S",

language = "English",

volume = "71",

pages = "203--221",

journal = "Information Sciences",

issn = "0020-0255",

publisher = "Elsevier Inc.",

number = "1-2",

}

TY - JOUR

T1 - A VLSI design of fuzzy register

AU - Ozawa, Kazuhiro

AU - Hirota, Kaoru

PY - 1993/6/15

Y1 - 1993/6/15

N2 - A VLSI design of fuzzy register as a fuzzy memory module is presented. Using a very high speed integrated circuit hardware description language compiler and simulator, optimization of VLSI of the fuzzy register circuit is analyzed. Finally, as an example of the application of the fuzzy memory modules, the hardware realization of the multistage fuzzy inference, i.e., recursive fuzzy inference, is shown.

AB - A VLSI design of fuzzy register as a fuzzy memory module is presented. Using a very high speed integrated circuit hardware description language compiler and simulator, optimization of VLSI of the fuzzy register circuit is analyzed. Finally, as an example of the application of the fuzzy memory modules, the hardware realization of the multistage fuzzy inference, i.e., recursive fuzzy inference, is shown.

UR - https://www.scopus.com/pages/publications/0027608930

U2 - 10.1016/0020-0255(93)90071-S

DO - 10.1016/0020-0255(93)90071-S

M3 - Article

AN - SCOPUS:0027608930

SN - 0020-0255

VL - 71

SP - 203

EP - 221

JO - Information Sciences

JF - Information Sciences

IS - 1-2

ER -

A VLSI design of fuzzy register

摘要

访问文件

其它文件与链接

指纹

引用此