摘要
A multi-modulus-divider (MMD) was designed based on TSMC 90 nm CMOS process, achieving a division range of the MMD from 32 to 39. The block diagram of MMD, including double-modulus-divider, S counter and P counter were discussed in detail. Time sequence requirement of the P counters with and without retime circuit were analyzed and discussed. The proposed MMD was integrated into a K-band fractional-N frequency synthesizer. The measurement results show that in-band phase noise performance can be optimized about 15 dB through the modified MMD. The measurement results exhibit the phase noise performance can achieve -81.3 dBc/Hz and -72.44 dBc/Hz at 10 kHz frequency offset and 1 kHz frequency offset, respectively.
| 投稿的翻译标题 | Design and Optimization of Multi-Modulus-Divider for K-Band Fractional-N Frequency Synthesizer |
|---|---|
| 源语言 | 繁体中文 |
| 页(从-至) | 1187-1191 |
| 页数 | 5 |
| 期刊 | Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology |
| 卷 | 39 |
| 期 | 11 |
| DOI | |
| 出版状态 | 已出版 - 1 11月 2019 |
关键词
- Fractional-N frequency synthesizer
- Multi-modulus-divider
- Retime circuit technique
学术指纹
探究 '应用于K波段分数分频频率综合器的多模分频器设计与优化' 的科研主题。它们共同构成独一无二的学术指纹。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver