Realization of filter bank based on FPGA

Guo Ying Sun*, Yun Jie Li, Mei Guo Gao, Guang Li Hu

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The principle of filter bank is introduced briefly, then the realization methods based on FPGA are presented in detailed. By parallel-to-serial conversion, realization structures of FIR and FFT which can save multiplier resource are proposed. The realization structure of rounding towards nearest integer is also put forward. These measures guarantee the realizability of filter bank in single FPGA chip.

Original languageEnglish
Title of host publicationRecent Advances in Computer Science and Information Engineering
Pages829-834
Number of pages6
EditionVOL. 4
DOIs
Publication statusPublished - 2012
Event2nd World Congress on Computer Science and Information Engineering, CSIE 2011 - Changchun, China
Duration: 17 Jun 201119 Jun 2011

Publication series

NameLecture Notes in Electrical Engineering
NumberVOL. 4
Volume127 LNEE
ISSN (Print)1876-1100
ISSN (Electronic)1876-1119

Conference

Conference2nd World Congress on Computer Science and Information Engineering, CSIE 2011
Country/TerritoryChina
CityChangchun
Period17/06/1119/06/11

Fingerprint

Dive into the research topics of 'Realization of filter bank based on FPGA'. Together they form a unique fingerprint.

Cite this