Low power wireless infrared video transmission system

Pan Guo; Ting Fa Xu; Guo Qiang Ni

Low power wireless infrared video transmission system

Pan Guo^*
, Ting Fa Xu
, Guo Qiang Ni

^*Corresponding author for this work

School of Optics and Photonics

Beijing Institute of Technology

Research output: Contribution to journal › Article › peer-review

2 Citations (Scopus)

Abstract

A low power wireless infrared transmitting system is presented for transmitting video signal. Using anti-fuse FPGA devices as Encoding/Decoding (ENDEC) core, and high speed serial infrared transceivers as transmission module in this system, the run length limited (RLL) code is deployed in FPGA as a channel ENDEC module to work together with other modules, including 10 buffer, serializer/deserializer, cycle redundancy checksum and scrambler/descrambler. Combined with AD/DA interface circuits, these modules compose an integrated demonstration system, in which the two-channel composited video signal can be orderly captured, encoded, emitted, decoded and displayed. The transmitting bandwidth of the system is up to 16 Mbit/s, but the power consumption of the infrared emitting module is low to 500 mW. Therefore it can be used as a wireless interface between the video capture equipment and the video processing system.

Original language	English
Pages (from-to)	930-934
Number of pages	5
Journal	Guangxue Jingmi Gongcheng/Optics and Precision Engineering
Volume	15
Issue number	6
Publication status	Published - Jun 2007

Keywords

Anti-fuse FPGA
Low power design
Wireless infrared transmitting

Cite this

@article{ca920b08bc2344d28ffbd5b4d00ca8bb,

title = "Low power wireless infrared video transmission system",

abstract = "A low power wireless infrared transmitting system is presented for transmitting video signal. Using anti-fuse FPGA devices as Encoding/Decoding (ENDEC) core, and high speed serial infrared transceivers as transmission module in this system, the run length limited (RLL) code is deployed in FPGA as a channel ENDEC module to work together with other modules, including 10 buffer, serializer/deserializer, cycle redundancy checksum and scrambler/descrambler. Combined with AD/DA interface circuits, these modules compose an integrated demonstration system, in which the two-channel composited video signal can be orderly captured, encoded, emitted, decoded and displayed. The transmitting bandwidth of the system is up to 16 Mbit/s, but the power consumption of the infrared emitting module is low to 500 mW. Therefore it can be used as a wireless interface between the video capture equipment and the video processing system.",

keywords = "Anti-fuse FPGA, Low power design, Wireless infrared transmitting",

author = "Pan Guo and Xu, \{Ting Fa\} and Ni, \{Guo Qiang\}",

year = "2007",

month = jun,

language = "English",

volume = "15",

pages = "930--934",

journal = "Guangxue Jingmi Gongcheng/Optics and Precision Engineering",

issn = "1004-924X",

publisher = "Chinese Academy of Sciences",

number = "6",

}

TY - JOUR

T1 - Low power wireless infrared video transmission system

AU - Guo, Pan

AU - Xu, Ting Fa

AU - Ni, Guo Qiang

PY - 2007/6

Y1 - 2007/6

N2 - A low power wireless infrared transmitting system is presented for transmitting video signal. Using anti-fuse FPGA devices as Encoding/Decoding (ENDEC) core, and high speed serial infrared transceivers as transmission module in this system, the run length limited (RLL) code is deployed in FPGA as a channel ENDEC module to work together with other modules, including 10 buffer, serializer/deserializer, cycle redundancy checksum and scrambler/descrambler. Combined with AD/DA interface circuits, these modules compose an integrated demonstration system, in which the two-channel composited video signal can be orderly captured, encoded, emitted, decoded and displayed. The transmitting bandwidth of the system is up to 16 Mbit/s, but the power consumption of the infrared emitting module is low to 500 mW. Therefore it can be used as a wireless interface between the video capture equipment and the video processing system.

AB - A low power wireless infrared transmitting system is presented for transmitting video signal. Using anti-fuse FPGA devices as Encoding/Decoding (ENDEC) core, and high speed serial infrared transceivers as transmission module in this system, the run length limited (RLL) code is deployed in FPGA as a channel ENDEC module to work together with other modules, including 10 buffer, serializer/deserializer, cycle redundancy checksum and scrambler/descrambler. Combined with AD/DA interface circuits, these modules compose an integrated demonstration system, in which the two-channel composited video signal can be orderly captured, encoded, emitted, decoded and displayed. The transmitting bandwidth of the system is up to 16 Mbit/s, but the power consumption of the infrared emitting module is low to 500 mW. Therefore it can be used as a wireless interface between the video capture equipment and the video processing system.

KW - Anti-fuse FPGA

KW - Low power design

KW - Wireless infrared transmitting

UR - https://www.scopus.com/pages/publications/34547240270

M3 - Article

AN - SCOPUS:34547240270

SN - 1004-924X

VL - 15

SP - 930

EP - 934

JO - Guangxue Jingmi Gongcheng/Optics and Precision Engineering

JF - Guangxue Jingmi Gongcheng/Optics and Precision Engineering

IS - 6

ER -

Low power wireless infrared video transmission system

Abstract

Keywords

Other files and links

Fingerprint

Cite this