Efficient architecture and hardware implementation of coherent integration processor for digital video broadcast-based passive bistatic radar

In this study, the problem of efficient implementation of a coherent integration processor in passive bistatic radars (PBRs) in the presence of range migration is addressed. The authors present a coherent integration architecture for PBR, which consists of a frequency-domain pulse compression module to reduce the overall runtime for the computation of the cross-ambiguity function, and an efficient decimated keystone transform module based on the chirp z-transform to compensate the range migration. The proposed architecture is then implemented in a hybrid central processing unit plus graphic processing unit scheme. Real measurement data are used to verify the superior integration performance and reduced computational complexity achieved by the proposed scheme.