Design of a low-power 1.5 Gb/s CMOS 1:4 demultiplexer IC

Wencai Lu; Zhigong Wang; Lei Tian; Tingting Xie; Yi Dong; Shizhong Xie

doi:10.1117/12.444554

Design of a low-power 1.5 Gb/s CMOS 1:4 demultiplexer IC

Wencai Lu
, Zhigong Wang
, Lei Tian
, Tingting Xie
, Yi Dong
, Shizhong Xie

Southeast University, Nanjing
Tsinghua University

Research output: Contribution to journal › Article › peer-review

1 Citation (Scopus)

Abstract

This paper presents a 1.5 Gb/s 1:4 demultiplexer IC. It is implemented in a tree-type architecture. The basic cell, i.e. the Flip-Flops, is built up in CMOS pseudo-static logic. The IC was realized in a 0.25 μm CMOS technology, and has been measured in an ultra-high speed setup. Opening eye diagrams have been obtained at bit rates up to 1.5 Gb/s. The phase margin at 1.5 Gb/s is greater than 180 degree. The power dissipation of the function core circuit is only 9.5 mW under a supply voltage of 2.5 V.

Original language	English
Pages (from-to)	174-177
Number of pages	4
Journal	Proceedings of SPIE - The International Society for Optical Engineering
Volume	4603
DOIs	https://doi.org/10.1117/12.444554
Publication status	Published - 2001
Externally published	Yes

Keywords

CMOS
Demultiplexer (DEMUX)
High speed IC
Low power IC
Synchronous digital hierarchy (SDH)

Access to Document

10.1117/12.444554

Cite this

@article{aa3cb9052347424cb75af69ec16369a4,

title = "Design of a low-power 1.5 Gb/s CMOS 1:4 demultiplexer IC",

abstract = "This paper presents a 1.5 Gb/s 1:4 demultiplexer IC. It is implemented in a tree-type architecture. The basic cell, i.e. the Flip-Flops, is built up in CMOS pseudo-static logic. The IC was realized in a 0.25 μm CMOS technology, and has been measured in an ultra-high speed setup. Opening eye diagrams have been obtained at bit rates up to 1.5 Gb/s. The phase margin at 1.5 Gb/s is greater than 180 degree. The power dissipation of the function core circuit is only 9.5 mW under a supply voltage of 2.5 V.",

keywords = "CMOS, Demultiplexer (DEMUX), High speed IC, Low power IC, Synchronous digital hierarchy (SDH)",

author = "Wencai Lu and Zhigong Wang and Lei Tian and Tingting Xie and Yi Dong and Shizhong Xie",

year = "2001",

doi = "10.1117/12.444554",

language = "English",

volume = "4603",

pages = "174--177",

journal = "Proceedings of SPIE - The International Society for Optical Engineering",

issn = "0277-786X",

publisher = "SPIE",

}

TY - JOUR

T1 - Design of a low-power 1.5 Gb/s CMOS 1:4 demultiplexer IC

AU - Lu, Wencai

AU - Wang, Zhigong

AU - Tian, Lei

AU - Xie, Tingting

AU - Dong, Yi

AU - Xie, Shizhong

PY - 2001

Y1 - 2001

N2 - This paper presents a 1.5 Gb/s 1:4 demultiplexer IC. It is implemented in a tree-type architecture. The basic cell, i.e. the Flip-Flops, is built up in CMOS pseudo-static logic. The IC was realized in a 0.25 μm CMOS technology, and has been measured in an ultra-high speed setup. Opening eye diagrams have been obtained at bit rates up to 1.5 Gb/s. The phase margin at 1.5 Gb/s is greater than 180 degree. The power dissipation of the function core circuit is only 9.5 mW under a supply voltage of 2.5 V.

AB - This paper presents a 1.5 Gb/s 1:4 demultiplexer IC. It is implemented in a tree-type architecture. The basic cell, i.e. the Flip-Flops, is built up in CMOS pseudo-static logic. The IC was realized in a 0.25 μm CMOS technology, and has been measured in an ultra-high speed setup. Opening eye diagrams have been obtained at bit rates up to 1.5 Gb/s. The phase margin at 1.5 Gb/s is greater than 180 degree. The power dissipation of the function core circuit is only 9.5 mW under a supply voltage of 2.5 V.

KW - CMOS

KW - Demultiplexer (DEMUX)

KW - High speed IC

KW - Low power IC

KW - Synchronous digital hierarchy (SDH)

UR - https://www.scopus.com/pages/publications/0035771622

U2 - 10.1117/12.444554

DO - 10.1117/12.444554

M3 - Article

AN - SCOPUS:0035771622

SN - 0277-786X

VL - 4603

SP - 174

EP - 177

JO - Proceedings of SPIE - The International Society for Optical Engineering

JF - Proceedings of SPIE - The International Society for Optical Engineering

ER -

Design of a low-power 1.5 Gb/s CMOS 1:4 demultiplexer IC

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this