A scalable heterogeneous Multi-processor signal processing system based on the rapidIO interconnect

Zhang Xiongkui*, Gao Meiguo, Liu Guoman

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

10 Citations (Scopus)

Abstract

The ever-increasing performance requirement of real-time signal processing applications drives the integration of emerging interconnect technologies with high-performance processors and ADCs. In order to construct a scalable and high-performance signal processing system, we have developed two kinds of flexible signal processing modules based on high performance ADC, heterogeneous processors and the RapidIO interconnect technology. The receiver module mainly consists of two 10bits 2Gsps ADCs, one TMS320C6455 and one XC5V95T FPGA. And the processing module is composed of four TMS320C6455 and one XC4VSX55. In this paper, a heterogeneous massive multi-processor system consists of one receiver module and two processing module aggregated by the RapidIO is introduced which may act as dual-channel wideband receiver. And its application in multi-channel receiver is discussed.

Original languageEnglish
Title of host publicationProceedings - 2nd 2008 International Symposium on Intelligent Information Technology Application Workshop, IITA 2008 Workshop
Pages761-764
Number of pages4
DOIs
Publication statusPublished - 2008
Event2nd 2008 International Symposium on Intelligent Information Technology Application Workshop, IITA 2008 - Shanghai, China
Duration: 21 Jan 200822 Dec 2008

Publication series

NameProceedings - 2nd 2008 International Symposium on Intelligent Information Technology Application Workshop, IITA 2008 Workshop

Conference

Conference2nd 2008 International Symposium on Intelligent Information Technology Application Workshop, IITA 2008
Country/TerritoryChina
CityShanghai
Period21/01/0822/12/08

Fingerprint

Dive into the research topics of 'A scalable heterogeneous Multi-processor signal processing system based on the rapidIO interconnect'. Together they form a unique fingerprint.

Cite this