A CPLD-based design of pre-processing circuit in navigation computer

Xuan Xiao*, Mengyin Fu, Qingzhe Wang, Xin Yang

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In order to improve the processing speed of navigation computer, a CPLD-based design of preprocessing circuit is presented. The outputs of gyroscopes, accelerometers, odometer and GPS are pre-processed, and then exchanged with the signal processing circuit through a dual-port RAM. All the information pre-processing circuit is designed in the CPLD, which enables a more flexible using and simpler circuit composition.

Original languageEnglish
Title of host publicationISSCAA2010 - 3rd International Symposium on Systems and Control in Aeronautics and Astronautics
Pages483-486
Number of pages4
DOIs
Publication statusPublished - 2010
Event3rd International Symposium on Systems and Control in Aeronautics and Astronautics, ISSCAA2010 - Harbin, China
Duration: 8 Jun 201010 Jun 2010

Publication series

NameISSCAA2010 - 3rd International Symposium on Systems and Control in Aeronautics and Astronautics

Conference

Conference3rd International Symposium on Systems and Control in Aeronautics and Astronautics, ISSCAA2010
Country/TerritoryChina
CityHarbin
Period8/06/1010/06/10

Keywords

  • CPLD
  • Design
  • Preprocessing circuit

Fingerprint

Dive into the research topics of 'A CPLD-based design of pre-processing circuit in navigation computer'. Together they form a unique fingerprint.

Cite this