Development of pseudorandom sequence agile frequency hopping frequency synthesizer

De Chun Guo*, Yuan Chun Fei

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

An approach of a low spurious, low phase noise, agile frequency synthesizer was presented. The synthesizer adopted DDS chip (AD9852) as the excitation for the PLL chip (Q3236) and TMS320C31 of TI as its control unit. By combining the Iutra-high frequency resolution of DDS and the high operation frequency of PLL, better performance can be achieved. The phase noise of the synthesizer output is less than-100 dB/Hz (away from carrier 1 kHz) and the spurious level is less than-60 dB.

Original languageEnglish
Pages (from-to)753-756
Number of pages4
JournalBeijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology
Volume21
Issue number6
Publication statusPublished - 2001

Keywords

  • Direct digital frequenecy synthesizer
  • Frequency hopping
  • PLL
  • Pseudorandom sequence

Fingerprint

Dive into the research topics of 'Development of pseudorandom sequence agile frequency hopping frequency synthesizer'. Together they form a unique fingerprint.

Cite this